Compiling vhdl project using Maxplus II

Hi I wrote a siple program in vhdl to implement an AND gate. Just as a start. I need to know how we compile the code/project. I tried and it's giving me an error saying entity names must be the sa...