Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorCompiling vhdl project using Maxplus II
Hi I wrote a siple program in vhdl to implement an AND gate. Just as a start. I need to know how we compile the code/project. I tried and it's giving me an error saying entity names must be the sa...
Altera_ForumHonored Contributor
Honored Contributorhelp:cry:
I have circuit an transmitter serial asynchronous and I to write VHDL code here is the schema But there are problems: How to write VHDL comprehensive program to operate our circuit I have a program but it gives me the error here is the
