Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Comparing two ring oscillators in FPGA for RO PUF

Hi, i'm doing a project on Ring Oscillator PUF to implement on FPGA. In my design, i have compared 2 ROs to see which RO is faster. When the first RO is faster than the second RO, the output b...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

What I meant is that when comparing RO clock with reference clock or both RO clocks, domain crossing techniques must be applied.

But the "unstable" result may be just a result of the RO output jitter.