clock gating in FPGA

Hi, I want to do clock gating in a design targetted for FPGA. The design was intially build for ASIC which have custom clock gating cells (latch based). I need to synthesize this design in ...