Forum Discussion
Altera_Forum
Honored Contributor
14 years agoThe configuration clock is generated in the FPGA, not the configuration device. Have a look at that document for more information on Cyclone II configuration: http://www.altera.com/literature/hb/cyc2/cyc2_cii51013.pdf