Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorclock divider
Hi, how can I divide the 50 mhz clk to 33.2 mhz clk in vhdl code?
Altera_ForumHonored Contributor
Honored ContributorI see what you mean. Thanks for the clarification.
