Altera_ForumHonored Contributor15 years agoclock divider Hi, how can I divide the 50 mhz clk to 33.2 mhz clk in vhdl code?
Recent DiscussionsAltera Quartus Prime ProArria 10 arria10-epe.xlsLifecyle and LTB StatusFPGA simulation and real HW behavior discrepancyOne simple issue about I/O input and output