Altera_ForumHonored Contributor14 years agoclock divider Hi, how can I divide the 50 mhz clk to 33.2 mhz clk in vhdl code?
Recent DiscussionsJTAG Chain Broken on Agilex 7-I Dev KitFeasibility to implement 350MHz LVDS + soft-CDR on Cyclone 10LPQuestionWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?1.8 V LVDS Receiver Timing Specifications for Intel MAX 10 Dual Supply DevicesSolved