Can I exchange the positive signal (p) and negative (n) signal of LVDS?

--- Quote Start ---

Is the LVDS clock signal can also be inverted inside the FPGA?

--- Quote End ---

You have to apply a phase shift. In my opinion, inverting the signals is good to fix layout errors, but I won't use it as regular design means.