Altera_ForumHonored Contributor14 years agoCan I exchange the positive signal (p) and negative (n) signal of LVDS? Can I exchange the positive signal (p) and negative (n) signal of LVDS in Cyclone devices? In order to avoid the use of vias.
Altera_ForumHonored Contributor14 years agoThanks for your help. Is the LVDS clock signal can also be inverted inside the FPGA?
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not working