Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Camera Link - FPGA I/O protection

For a new desing I am planning to implement the Deserializer for CamerLink in the FPGA to replace the Deserializer chip. To protect the FPGA I/O's (ESD) I thought to place a "sacrificial" LVDS buffer...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

--- Quote Start ---

Regardless wether you use ESD protection or not:

I would never ever interface the Higher-Level-System directly from the FPGA.

You'll never know what you've to handle with.

Just my 2 cents...

--- Quote End ---

I have the exact same concerns about driving the Cameralink directly from FPGA. First, from an ESD point of view and second, for driver strength.

ESD can be managed but buffering requires expansive components with high current consumption so avoiding this would be ideal...

So I'm curious, what did you finally do?