Altera_ForumHonored Contributor14 years agobypass the need for dedicated clock pins Hi, i am doing a project at the university and the card that my fpga would be on is already printed (The FPGA is EP2S130). I need to get data from SERDES on another card (in LVDS), and becaus...Show More
Recent DiscussionsCan you Validate MAX10 Date and Lot Code?HDMI example design errors with Agilex 7MAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdc