Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

bypass the need for dedicated clock pins

Hi, i am doing a project at the university and the card that my fpga would be on is already printed (The FPGA is EP2S130). I need to get data from SERDES on another card (in LVDS), and becaus...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

For low and medium speed, deserialization can work in LEs. Hardware SERDES won't be usually without an input clock supplied through dedicated clock inputs and fast PLLs.