Altera_ForumHonored Contributor14 years agoBGA Socket Adapters? or 2 FPGAs connected? Hi guys, I'm doing a university project. I trying to design a board and i'm running into the problem of limiting pins and logic element counts. The university can only mount flat pack st...Show More
Altera_ForumHonored Contributor14 years agoWhy do You need so much RAM? Are You placing a video frame buffer there?
Recent DiscussionsAgilex 7 (F-tile/R-tile) PCIe Gen5 RX Compliance Test Issue -some lanes can't enter LoopbackLooking for the Document ID 854068SolvedAbout floating voltage of the Agilex 3 power on resetSuggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMA