Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorAsynchronous Signal
Hi. I have a problem that my FPGA design failing after several seconds. The code purposes isto measurement frequency from external signal generator (50kHz)*. I'm working with 50Mhz clock, LPM_Divi...
Altera_ForumHonored Contributor
Honored ContributorHi,
there is also a web training to understand the backgrounds of this topic. http://www.altera.com/education/training/courses/odsw1113 Greets sim
