Forum Discussion
Altera_Forum
Honored Contributor
9 years agoYou need to write an SDC file to constrain your design. At a minimum it defines the clock, but also things like false paths, multicycle paths, IO delays etc.. Read this tutorial here:
https://www.altera.com/en_us/pdfs/literature/ug/ug_tq_tutorial.pdf