Forum Discussion
Altera_Forum
Honored Contributor
9 years agoThe original post was using classic timing analyser that is no longer available.
You need to write an SDC file that defines all of the timings for the designThe original post was using classic timing analyser that is no longer available.
You need to write an SDC file that defines all of the timings for the design