Forum Discussion

CFDia's avatar
CFDia
Icon for New Contributor rankNew Contributor
7 years ago
Solved

ALTLVDS_TX is not able to handle clock tree and assignments during fitting synthesis.

Hello Folks, I have a Quartus custom (no-OS) project for a Stratix IV board which works with an AD9361 daugther board. The project synthesize perfectly and I able to use AD9631 as it should be. Now...
  • CFDia's avatar
    CFDia
    6 years ago

    Hi,

    I have finally found a way around. I just gave up using LVDS for Stratix V. Instead, I used CMOS and ended up rewriting the HDL. It is now working like a charm, but I still need to fix some minor issues.

    With respect to the LVDS, the problem were actually the pins in different banks. It is not possible to "link together" the same clock tree for different banks.

    Thanks for everybody feedback!

    Best Regards.

CFDia's avatar
CFDia
Icon for New Contributor rankNew Contributor
7 years ago

Hello RSree,

Thanks for your reply. What do you mean with compact to the Stratix V? Would you mind tell me what is it?

I checked assigment table from Stratix V development board. What else should I check beyond pin assigment and LVDS. I am quite sure that they are correctly assigned.

Is there anything on Megafunction properties that I should change?

CFDia's avatar
CFDia
Icon for New Contributor rankNew Contributor
7 years ago

Thanks for your help. I am looking forward to learn what is the solution. I've been looking for solutions in old posts, but I have no idea on even how to start my debugging.