altlvds pll clock timing constraints

Hello, I'm getting a hold slack violation between clock outputs on the PLL used by an altlvds_rx module. clk0 output is 300MHz and clk2 is div 7 or 42.86. My question is, should I be includi...