Altera FPGA Security solution? How to choose main chip?

Question

Hi~

I have a question about FPGA security solution.

I are using EP4CE6E22 + EPCS4 now, but I would like to protect the design. (The design already done.)

I can change the hardware, so I'm searching the Altera Cyclone security solution.

1.For the Cyclone family, which one have security solution?

2.If using DS28E01(secure memory device), how the build the "SHA-1 IFF Engine" in the FPGA?

Please give support, thank you so much.

altera_forum · Answer

For Cyclone series, check out the Cyclone III LS or Cyclone V: https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/an/an_680.pdf

altera_forum · Answer

Sunshine, thank you so much.  More questions about Cyclone V: 1. Any models of Cyclone V have security solution inside, right? 2. Do Cyclone V need to add a secure memory (DS28E01) or not?  TKS~

altera_forum · Answer

Hello,

1. Yes, as far as I know

2. This is up to you - the way I see it, the security options provided on the chip utilize different methods of protecting the IP. I am not an expert in security so I can't comment on which is better.

Anyway, if you need a reference design using secure memory, refer to the two links below:

https://www.altera.com/products/reference-designs/all-reference-designs/industrial/ref-des-secur-mem.html

https://www.altera.com/support/support-resources/software/download/refdesigns/indust_mil/dnl-des-secur-mem.html

This uses Cyclone III which shouldn't be hard to port over to Cyclone IV E.

Forum Discussion

Altera FPGA Security solution? How to choose main chip?

3 Replies

Recent Discussions

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered

LTC Connector DE10-Standard FPGA

QSPI DDR Interface with Cyclone10LP: Maximum frequency

System PLL of Agliex5 PCIE example design cannot be locked after configuration

MAX 10 FPGA POR trip Levsl and tRAMP