Altera DDR3 traffic generator behavior question

The controller shouldn't ever trigger that timeout if everything is working and configured correctly. A failed initialization is probably a good guess for why you might trigger that timeout.

Are you hitting that timeout and wondering what is broken? Or are you just wondering why they even bothered to implement that timeout? The BIST IP is a useful tool for developing new or modifying existing memory controllers, so the timeout does have some utility.