Forum Discussion

New Contributor

5 years ago

Solved

ALTDQ DQS2 Design Example for Cyclone V

Hi, I am aware that there is an altdq dqs Design Example for StratixV and ArriaV. Does anyone knows of an altdq dqs Design Example for Cyclone V? Thanks

mkbonn
5 years ago
Thank you. This is much appreciated !

KennyT_altera

Super Contributor

5 years ago

Since the user guide is the same:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_altdq_dqs2.pdf

Can you try to migrate the design from Stratix V to Cyclone V?

https://community.intel.com/t5/FPGA-Wiki/ALTDQ-DQS2-Design-Example-for-Stratix-V/ta-p/735140?wapkw=design%252520example%252520altdq%252520dqs

Forum Discussion

ALTDQ DQS2 Design Example for Cyclone V

Recent Discussions

Suche Programmierspezifikation für Altera EPM5130QC-1 / CY7C346 (MAX5000)

Inquiry Regarding MAX 10 TDO Output Level During JTAG Operation

HSIO Differential Clock Output VOD and VOCM

Quartus Programmer 21.1: JTAG Server Error Code 82 – Port 1309 Cannot Be Bound

Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY