Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

ALTDDIO - 16bitx250MHz to 32bitx125MHz - Proper Timequest timing closure?

Hi, I'm using ALTDDIO to convert source-synchronous 16-bit/250 MHz data to 32-bit/125 MHz data. The device is a Cyclone V E. I'm trying to figure out how to properly constrain this interface. I have ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

For some reason, using a fitter seed of 2 gave me a 0.6ns slack on the problem paths. Why would QII do such a lousy job on one seed setting but perfectly acceptable on another?