Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorALTDDIO - 16bitx250MHz to 32bitx125MHz - Proper Timequest timing closure?
Hi, I'm using ALTDDIO to convert source-synchronous 16-bit/250 MHz data to 32-bit/125 MHz data. The device is a Cyclone V E. I'm trying to figure out how to properly constrain this interface. I have ...
Altera_ForumHonored Contributor
Honored ContributorCorrect me if wrong but if your data @250MHz is SDR, I don't get it how and why you change it to DDR inside FPGA using DDRIO
