jmcguire3Occasional Contributor2 years agoAgilex F-Tile tx_ready fails to assert I'm starting a new thread, because the previous discussion was booted into the void: https://community.intel.com/t5/Intel-SoC-FPGA-Embedded/Agilex-Ftile-is-not-asserting-tx-ready-after-the-reset-seq...Show MoreF-Tile_debug_027SoC.zip500 KB
Kshitij_IntelFrequent Contributor2 years agoHi,Thank you for sharing the project QAR. I will look into it.Thank you,Kshitij Goel
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsCyclone IV E – PLL Power Track Width Recommendation ClarificationJTAG Chain Broken on Agilex 7-I Dev KitQuestionQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required