jmcguire3Occasional Contributor2 years agoAgilex F-Tile tx_ready fails to assert I'm starting a new thread, because the previous discussion was booted into the void: https://community.intel.com/t5/Intel-SoC-FPGA-Embedded/Agilex-Ftile-is-not-asserting-tx-ready-after-the-reset-seq...Show MoreF-Tile_debug_027SoC.zip500 KB
Kshitij_IntelFrequent Contributor2 years agoHi,Thank you for sharing the project QAR. I will look into it.Thank you,Kshitij Goel
Recent DiscussionsArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams AuthenticationCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal Model