Advices on VHDL signals initialization (Quartus synthesis vs Modelsim simulation)

Hi everybody, I use Modelsim to simulate my VHDL design, and when declaring signals I usually don't add any initialization since I know that inside the FPGA the logic is "automatically" initial...