Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Accessing CRC_ERROR circuitry in user logic

Hello, We plan to use the CRC_ERROR function of the Stratix II device, but I'm having a hard time to understand from the handbook and AN357 how I can access the block from user logic. What I'd ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

--- Quote Start ---

I don't think Quartus will let you access CRC_ERROR any other way, since there's a dedicated path from the error detection logic to the I/O cell, so it had to pass through a bidir pin before being available in the FPGA fabric.

--- Quote End ---

Yes, see AN357. Also, according to the doc, there's no means to force a CRC error for test (apart from loading a configuration that has CRC error).