Forum Discussion
Altera_Forum
Honored Contributor
12 years agoDo you have JTAG connected on the board? If so, try configuring the FPGA with JTAG to confirm it is possible.
This will eliminate an issue with say nCE not being asserted low, or the MSEL pins being incorrect. Cheers, Dave