About PLL output to driver DAC from top to bottom

A DAC chip on board needs clock but this DAC located near FPGA bottom. Now I conter the problem: how to design a clock network that driver the DAC from the PLL output pin of the chip, while the ...