Altera_ForumHonored Contributor14 years agoAbout maximum RAM data rate in Stratix II I want to store the data acquired by a ADC for later processing.The data rate is 250MHz and data width is 32bits. I generated a 256*32bits 1-port RAM with 250MHz inclk and 100MHz outclk by megafuncti...Show More
Altera_ForumHonored Contributor14 years ago --- Quote Start --- Which megafunction did you use? Dual Port RAM or Dual Clock FIFO? --- Quote End --- 1 port RAM and dual clock FIFO
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts