Altera_ForumHonored Contributor15 years agoAbout maximum RAM data rate in Stratix II I want to store the data acquired by a ADC for later processing.The data rate is 250MHz and data width is 32bits. I generated a 256*32bits 1-port RAM with 250MHz inclk and 100MHz outclk by megafuncti...Show More
Altera_ForumHonored Contributor15 years agoWhich megafunction did you use? Dual Port RAM or Dual Clock FIFO?
Recent DiscussionsAbout floating voltage of the Agilex 3 power on resetLooking for the Document ID 854068Suggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.