Altera_ForumHonored Contributor14 years ago50 Mhz pulse capture in 20 Mhz domain Hi, I am working on stratix device. I have a design requirement to capture a pulse signal from a 50 Mhz domain to 20 Mhz. Please let me know, how can i capture these pulse without any pulse i...Show More
Altera_ForumHonored Contributor14 years ago --- Quote Start --- I can't remember where from the internet I pulled this from. --- Quote End --- I think it's this link (http://www.fpga4fun.com/crossclockdomain2.html).
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew