Why is Quartus creating modules without valid VHDL/verilog identifiers?

I am attempting to build a project for the A10 soc development kit, and it fails and shows errors about not valid VHDL/verilog identifiers. Please see the attached screenshot.