Suhas_1994New Contributor4 years agoTransceiver Native PHY Intel Cyclone 10 FPGA IP Hello, I am trying to generate the Transceiver Native PHY using Quartus. The design gets generated successfully. When I try to compile the design, I'm getting the error which is attached below. ...Show MoreError.png66 KB
CheepinC_alteraRegular Contributor4 years agoHi,Just to follow with you on the simple test design for replication. Thank you.
Recent DiscussionsDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Slow Runtime Performance in FIL Implementation on DE2-115 Using EthernetCXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)Agilex5 HPS2FPGA usageMandelbrot viewer on Cyclone V - Platform Designer layout