TDP spec for Cyclone® V SE SoC FPGA with Arm-based HPS and logic

Question

Hello,We are purchasing a board from a distributor that uses the Cyclone® V SE SoC FPGA with Arm-based HPS and logic. I was wondering if you could provide the TDP spec for this device.I am interested in the absolute max power draw if the FPGA is fully utilized, we need to provide this statistic to a customer to determine a cooling solution.Listed here: https://www.mouser.com/new/intel/altera-cyclonev/#Bullet-9. This model refers to this datasheet: https://www.mouser.com/datasheet/2/612/cv_51002-1709862.pdfThanks,Tim

ericmunyew_c_intel · Answer

The Quartus PowerPlay tool can determine the power required for your FPGA.

You can find details below.

https://www.intel.com/content/www/us/en/support/programmable/support-resources/power/sof-qts-power.html

ericmunyew_c_intel · Answer

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Forum Discussion

TDP spec for Cyclone® V SE SoC FPGA with Arm-based HPS and logic

2 Replies

Recent Discussions

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector