Forum Discussion
Altera_Forum
Honored Contributor
14 years agoHi Xkolare,
I just worked through the same problem. In my case it was that my processor was being held in reset. Can you use SignalTap to check that reset_n is driven high? What changes are you making in the Verilog files? Also, you English is quite good :) Regards, Scott