Stratix 10 SX FPGA Level 4 Slave Peripheral Bus Control Configuration

Hello All, Thanks for reading my problem! I am working on controlling UART1 in Intel Stratix 10 SX SoC Development Kit output something. I use SignalTap II to simulate and the result is that th...