MamaSaruOccasional Contributor7 years agoSLVS signal pin feeding Deserializer Hi, I can’t find Intel FPGA device like below: Can receive 1.6Gbps SLVS differential signals. These SLVS inputs feed each source synchronous Deserializer. Number of SLVS inputs is 60 pair, prefe...Show More
MamaSaruOccasional Contributor7 years agosorry for posting improper community.I will repost to programable device community.
Recent DiscussionsFPGA University Program: Donation Request [UPR-11537]Cyclone VGT Dev Kit boards - some new boards failing to boot from NOR FlashStratix III FPGA development kitDK-DEV-AGI027RES Install PackageStratix 10 BK and AS featuresSolved