JET60200Contributor6 years agoSlack violation of "pcie_a10_hip|~CORE_CLK_OUT" Hello , On A10SOC KIT board, I compile PCIe_gen3x8-Avmm design example, but Time Report show below critical warning ? I wanto understand what‘s this Critical Warning meaning’ is ? Does it ...Show More
Recent DiscussionsARM DS5 debugger Access/Detection of CM55 on Agilex5 fpga deviceFPGA University Program: Donation Request [UPR-11537]Cyclone VGT Dev Kit boards - some new boards failing to boot from NOR FlashStratix III FPGA development kitDK-DEV-AGI027RES Install Package