Forum Discussion

New Contributor

4 years ago

Run CPU1 on Arria10 SoC FPGA

I have a board with Arria 10 SoC. I can't find anywhere information about how to start cpu1. I find only that to need clear cpu1 bit in mpumodrst , but it is insufficient. How I can run CPU1 ?

EBERLAZARE_I_Intel

Regular Contributor

4 years ago

Hi,

Unfortunately, we have limited documentation on usage of cpu1 on Arria 10 SoC, regarding the cpu1 in the booting flow however :

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-a10-soc-boot.pdf#page=6

The cpu1 is released from reset after the cpu0 exits the bootROM.

Forum Discussion

Run CPU1 on Arria10 SoC FPGA

Recent Discussions

CXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Agilex5 HPS2FPGA usage

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Mandelbrot viewer on Cyclone V - Platform Designer layout