Forum Discussion

Occasional Contributor

5 years ago

Not able to generate bitstream of design using devcloud

i am trying to generate bitstream for my oneapi code. I have verified it using the fpga emulator. The report generated is also fine with around a maximum of 50% resource utilization in RAM and DSPs. ...

Lawrence_L_Intel

Occasional Contributor

5 years ago

If you can try this in batch mode we can find out if the session is timing out (default is 6 hours). See this https://github.com/intel/FPGA-Devcloud/tree/master/main/Devcloud_Access_Instructions#54-submitting-batch-jobs and then look at the Quickstart guide: https://github.com/intel/FPGA-Devcloud/tree/master/main/QuickStartGuides/OneAPI_Program_PAC_Quickstart/Arria%2010 . ;let us know if batch mode works. Thanks, Larry

Forum Discussion

Not able to generate bitstream of design using devcloud

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Mandelbrot viewer on Cyclone V - Platform Designer layout

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

Stratix 10 GX SI Board - issue with the Board Test System (BTS)

Stratix 10 Development Kit HiLo connector