Forum Discussion

astrocyte's avatar
astrocyte
Icon for New Contributor rankNew Contributor
5 years ago

Interfacing custom Avalon MM Master with SPI (3 Wire Serial) Intel FPGA IP

I wrote a custom Avalon MM Master Component that interfaces via Qsys interconnect with a SPI (3 Wire Serial) Intel FPGA IP instance. The signals and waveforms specified by the SPI core control por...
SyafieqS's avatar
SyafieqS
Icon for Super Contributor rankSuper Contributor
5 years ago

Glad you issue had been solved. I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.