Interfacing custom Avalon MM Master with SPI (3 Wire Serial) Intel FPGA IP

I wrote a custom Avalon MM Master Component that interfaces via Qsys interconnect with a SPI (3 Wire Serial) Intel FPGA IP instance. The signals and waveforms specified by the SPI core control por...