AKuma150New Contributor7 years agoI am using MAX10 FPGA in my design and i am making JTAGEN pin as NC, because i dont want to use sharing. is it ok? is there any problem?
Recent DiscussionsDevice stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).Mandelbrot viewer on Cyclone V - Platform Designer layoutSlow Runtime Performance in FIL Implementation on DE2-115 Using EthernetStratix 10 GX SI Board - issue with the Board Test System (BTS)Stratix 10 Development Kit HiLo connector