OLevy1Occasional Contributor6 years agoHigh Speed Intel Reed Solomon Simulation Model Submodules are being generated in VHDL although i select Verilog Simulation Model
CheepinC_alteraRegular Contributor6 years agoHi Oren, Just would like to follow up with you on this. Thank you.
Recent DiscussionsStratix 10 Development Kit HiLo connectorStratix 10 GX SI Board - issue with the Board Test System (BTS)About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development KitDE10-Lite unable to flash?Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).
Occasional ContributorOccasional Contributor
Regular ContributorRegular ContributorOccasional ContributorRegular Contributor
