Forum Discussion
OLevy1
Occasional Contributor
Occasional ContributorHigh Speed Intel Reed Solomon Simulation Model Submodules are being generated in VHDL although i select Verilog Simulation Model
CheepinC_altera
Regular Contributor
Regular ContributorHi Oren,
Just would like to follow up with you on this. Thank you.
