High Speed Intel Reed Solomon Simulation Model Submodules are being generated in VHDL although i select Verilog Simulation Model

hi,

i have tried running the simulation env. using the Starter Edition and i am having many errors (which i dont have when i use the ModelSim DE 10.3d).

i will need your help with this one.

thanks;

Oren