OLevy1Occasional Contributor7 years agoHigh Speed Intel Reed Solomon Simulation Model Submodules are being generated in VHDL although i select Verilog Simulation Model
Recent DiscussionsDE2-115 Nios VGA democurrently evaluating FPGA solutionsAgilex 7 AGIB027R29A1E2VC board QSFP-DD issueAXE5-Falcon using the J8/J9 MIPI connectors?SolvedBoard Test System Download Package – Stratix 10 TX Signal Integrity Development Kit
