High Speed Intel Reed Solomon Simulation Model Submodules are being generated in VHDL although i select Verilog Simulation Model

Hi Oren, May I know which simulation tool that you are currently using? Just wonder if you have had a chance to try with Modelsim* Intel® FPGA Starter Edition to see if it works for you? Thank you.