Hi I want to make sure baking hours for EP2S180C1508C4N (FBGA1508, MSL4, Package height is 3.0mm).

Question

The Linked document shows the thickness (over 2mm, under 4mm) need balking hours 48. Is this not only INTEL CPU, but also FPGA, too?

nuraiman_m_intel · Answer

Hi TIshi35,Thank you for contacting Intel Community.For FPGA MSL baking instruction, please refer to the link below:https://www.intel.com/content/dam/www/programmable/us/en/pdfs/support/reliability/msl/msl-baking-instruction.pdfRegards,Aim

Forum Discussion

Hi I want to make sure baking hours for EP2S180C1508C4N (FBGA1508, MSL4, Package height is 3.0mm).

1 Reply

Recent Discussions

MAX10 10M50 Development KIT Triple Speed Ethernet problem

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Stratix 10 Development Kit HiLo connector

Technical Assistance Request for Stratix® 10 SX SoC Development Kit (so#488775)