Hi I want to make sure baking hours for EP2S180C1508C4N (FBGA1508, MSL4, Package height is 3.0mm).

Question

The Linked document shows the thickness (over 2mm, under 4mm) need balking hours 48. Is this not only INTEL CPU, but also FPGA, too?

nuraiman_m_intel · Answer

Hi TIshi35,Thank you for contacting Intel Community.For FPGA MSL baking instruction, please refer to the link below:https://www.intel.com/content/dam/www/programmable/us/en/pdfs/support/reliability/msl/msl-baking-instruction.pdfRegards,Aim

Forum Discussion

Hi I want to make sure baking hours for EP2S180C1508C4N (FBGA1508, MSL4, Package height is 3.0mm).

1 Reply

Recent Discussions

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

CXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)

Agilex5 HPS2FPGA usage

Mandelbrot viewer on Cyclone V - Platform Designer layout