srinivasanOccasional Contributor4 years agoEMIF FPGA IP compilation errorHi, I am using external memory interface intel fpga ip.In that I am getting error when I integrated EMIF ip in my top module... But when I compiled the EMIF IP alone..I am not getting any error ...Show More
AdzimZM_AlteraRegular Contributor4 years agoHi srinivasan,Do you have any update since my last feedback?Thanks,Adzim
Recent DiscussionsExample design for [MAX 10 User Flash Memory (UFM) Data Incrementing Burst Read Mode].AXC3000 Agilex 3 boardVerifying R-Tile PIPE Direct x8 lane-to-pin mapping on Agilex 7 I-Series Dev KitFitter error in A5ED043AB23AI2V Example designAccess to System MAX design for Agilex 5 kit