DE0_Nano: bad PLL jitter

I implemented Terasic's "My First FPGA" tutorial, and the 5Mhz PLL output is erratic. The project uses an ALTPLL to divide the onboard 50MHz oscillator down to 5MHz. I routed the clock to a G...